1.1 介紹verilog/FPGA使用
1.2 邏輯閘、真值表與邏輯方程式
1.3 組合邏輯
1.4 時脈
1.5 記憶體元件
1.6 有限狀態機

2.1 計算機硬體的運作
2.2 計算機硬體的運算元
2.3 計算機指令表示法
2.4 決策指令
2.5 計算機硬體支援的程序

3.1 有號數與無號數
3.2 加法與減法
3.3 邏輯運算
3.4 建立算術邏輯單元
3.5 乘法
3.6 除法

4.1 建立資料路徑
4.2 簡易的製作方案
4.3 多重時脈的製作方法
4.4 微程式化：簡化控制設計
4.5 例外(中斷)

5.1微處理器測試平台實作
5.2實例Mips2000介紹

6.1 概觀-管路
6.2 管路化資料路徑

First, Logic Design Basis
1.1 Introduction verilog / FPGA
1.2 Logic Gates, Truth and Logic Equations
1.3 Combinational logic
1.4 Clock
1.5 Memory device
1.6 Finite State Machine
Second, Computer instruction set Implementation and Analysis
2.1 The operation of computer hardware
2.2 Computer hardware operand
2.3 Representation of computer instructions
2.4 Decision Directive
2.5 Computer hardware support program
Third, the arithmetic logic unit Introduction
3.1 There are numbers with no numbers
3.2 Addition and Subtraction
3.3 Logical Operators
3.4 Building arithmetic logic unit
3.5 Multiplication
3.6 Division
Fourth, Processor: Data Path and Control Profile
4.1 Establish data path
4.2 Summary of the production program
4.3 Multi-clock production methods
4.4 Micro Programmable: Simplifying Control Design
4.5 Exception (interrupt)
Five, Mips2000 implementation
5.1 Microprocessor test platform implementations
5.2 Introduction Example Mips2000
Sixth, The use of technology to increase performance pipe \ asynchronous processor circuit (Advanced Supplementary)
6.1 Overview - Piping
6.2 lines of data path

 Doc Pdf 連結(一) 連結(二)